|Total No. of Pages :

5E 5102

B.Tech. V Semester (Main & Back) Examination, Nov./Dec. - 2017 Computer Science and Engineering 5CS2A Digital Logic Design

Time: 3 Hours

Maximum Marks: 80

Min. Passing Marks: 26

Instructions to Candidates:

Attempt any five questions, selecting one question from each unit. All Questions carry equal marks. (Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly). Units of quantities used/calculated must be stated clearly.

Unit - I

- Explain lexical elements of VHDL language with example. (8) 1. a)
 - (8) Explain mixed style of modeling with example. b)

OR

- Describe the design steps of digital circuit using HDL. (8) 1. a)
 - Write down a behavioural style code for half subtractor. (8) b)

Unit - II

- Explain different kinds of subprogram with examples. (8)2. a).
 - Write the differences between package and entity. (8)b)

OR


- Explain the following statements with one example in VHDL: (16)2.
 - If statement a)
 - Case statement **b**)
 - Loops statement
 - Generate statement d)

Unit - III

- Write a VHDL code for serial adder circuit. a) 3.
 - Write VHDL code for rising edge J-K flip-flop by using structural modeling.(8) b)

(8)

			OR	
3.	a)	Explain the following:		(4×2=8)
		i)	Clock skew	
		ii)	Metastable state	
		iii)	Hold Time	
		iv)	Set up time	
	b)	Write a short note on:		$(4\times2=8)$
		i)	ROM	
		ii)	FPGA	
			Unit - IN	
4.	a)	Define event driven circuits and write steps for designing these circuits. (10)		
	b)	What is meant by race-free assignments? (6)		
			OR	
4.	. a) Explain in detail essential hazards and eliminating hazards.		eliminating hazards. (8)	
b) Explain the procedure of state reduction of incompletely with a suitable example.		DEV. (CA)		
			Unit -	
5.	a)	Wr	te short notes on:	(4×2=8)
		i)	SRAM	•
		ii)	Flash Memory	
	b)	Wh	at is the importance of Altera stat	ic (8)



OR

(8)

(8)

5.

a)