E/034

Roll No.

Total No of Pages: 2

7E7034

B. Tech. VII Sem. (Main/Back) Exam., Nov.-Dec.-2016 Computer Science & Engineering 7CS4A Computer Aided Design for VLSI

Time: 3 Hours

Maximum Marks: 80

Min. Passing Marks Main: 26

Min. Passing Marks Back: 24

Instructions to Candidates:

Attempt any five questions, selecting one question from each unit. All questions carry equal marks. Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly.

Units of quantities used/calculated must be stated clearly.

Use of following supporting material is permitted during examination.

(Mentioned in form No. 205)

1. NIL

2. NIL

UNIT-I

- Q.1 (a) Discuss classes of computational complexities in increasing order of time. [6]
 - (b) Explain VLSI simple design cycle

[10]

<u>or</u>

Q.1 Discuss various VLSI design automation tools in physical design cycle.

[16]

<u>UNIT – II</u>

Q.2 Explain how ROBDD is used in logic synthesis.

[16]

<u>OR</u>

Q.2 Discuss breadth-first search algorithm with the help of suitable example.

[16]

[7E7034]

Page 1 of 2

[6040]

UNIT - III

Q.3	Disc	cuss resource constrained scheduling algorithm with all its	assumptions.	Take
	suita	able example to demonstrate.		[16]
		OR		
Q.3	Discuss following scheduling with the help of suitable diagrams-			\$.
	(a)	ASAP		[8]
	(b)	ALAP		[8]
e		UNIT - IV	5	
Q.4	Disc	cuss Quine - McCluskey algorithm for two-level logic minimiza	tion problem.	[16]
		OR		
Q.4	Writ	te short notes on following - rtuonline.com		
	(a)	Binding Variable to Registers		[8]
	(b)	Functions with Multivalued Logic	14	[8]
		UNIT - V		
Q.5	Exp	lain 'Floor plan of Order 5'.		[16]
		OR		
Q.5	Writ	te short notes on following -		
	(a)	Clock Planning	1	[8]
	(b)	Goals & Objectives of Global Routing		[8]
	10		¥	
+ 1				
4				
Laba	0241	Page 2 of 2	[60	401
[7E7034]		Page 2 of 2	[604	ro]