Roll No.		

[Total No. of Pages : 3

### 7E4240

## B.Tech. VII Semester (Main/Back) Examination - 2013 7CS4 Computer Aided Design for VLSI

Time: 3 Hours

Maximum Marks: 80

Min. Passing Marks: 24

#### Instructions to Candidates:

Attempt any five questions, selecting one question from each unit. All questions carry equal marks. (Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly. Units of quantities used/calculated must be stated clearly.)

#### Unit - I

- 1. a) Describe Computer-Aided synthesis and optimization. (8)
  - b) What is cell based design style? Explain in terms of library binding (8)

#### OR

- 2. a) What is Moore's law, locate the present status on it, predict its validity in near future. (8)
  - b) What are the circuit models? Discuss the classification of models on the basis of levels and views. (8)

#### Unit - II

- 3. a) What is binary decision diagram? Explain ROBDD algorithm with an example (8)
  - b) What are distinctive features of HDL (8)

# OR

4.	a)	How do you differentiate between structural and behavioural HDL? Explain with example. (8)						
	b)	Write a technical note on		(8)				
		i)	Sequencing graph					
		ii)	Hierarchical graph.					
	Unit - III							
	Out - III							
5.	a)		at is ill-posed constraint graph? Give one example in which ill-puencing graph can be converted in to well-posed graph.	osed (8)				
	b)	Giv	e the ASAP and ALAP algorithm and explain with an example.	(8)				
	OR							
6.	Wri	ite technical note on the following						
	a)	For	ce directed scheduling	(4)				
	b)	Mu	ltiprocessor scheduling	(4)				
	- \	I.T.o.	wistia gabaduling	(4)				
	c)	Het	aristic scheduling	(4)				
	d)	Sch	eduling constraints and resources.	(4)				
	Unit - IV							
7.	a)	Ext	plain the testability properties on two-level logic cover-positional cub	e				
	,		ation.	(8)				
	b)	Exp	plain the exact logic minimization and principle for logic operation.	(8)				
			OR					
8.	a)	Exp	lain the functions with multi volume inputs and list oriented manipulation	on. <b>(8)</b>				
	b)	Wh	at are combinational circuits and sequential circuits	(8)				

9. a) Explain clock routing and power routing.

(8)

b) What is placement? What are the different levels of placement. Explain in detail.

OR

10. a) Explain floorplanning and stimulated annealing in detail.

(8)

b) Explain left-edge algorithm in detail. rtuonline.com

(8)